IBM SHOWED OFF a 20nm test wafer at the Common Platform conference last week. It is a Common Platform test chip, but exactly which one is not clear.
The wafer itself
Time for your closeup shot
The chip is built on the LP or low power variant of the upcoming IBM 20nm process. Other than being gate last, not much has been revealed. Given the process it is on, it is probably one of the very latest common test chips, something the Common Platform guys were quite proud of. If you would like a bit more on the IBM process roadmap, read this, otherwise, enjoy the pictures.S|A
The following two tabs change content below.
Charlie Demerjian
Roving engine of chaos and snide remarks at SemiAccurate
Charlie Demerjian is the founder of Stone Arch Networking Services and SemiAccurate.com. SemiAccurate.com is a technology news site; addressing hardware design, software selection, customization, securing and maintenance, with over one million views per month. He is a technologist and analyst specializing in semiconductors, system and network architecture. As head writer of SemiAccurate.com, he regularly advises writers, analysts, and industry executives on technical matters and long lead industry trends. Charlie is also available through Guidepoint and Mosaic. FullyAccurate
Latest posts by Charlie Demerjian (see all)
- How is Intel solving their 14nm capacity problems? - Jun 13, 2019
- How big is AMD’s new Navi GPU? - Jun 7, 2019
- Intel kills off a (minor) product line - Jun 7, 2019
- A look at Intel’s Ice Lake and Sunny Cove - Jun 5, 2019
- Leaked roadmap shows Intel’s 10nm woes - Apr 25, 2019
