The device shown was an Intel Falcon Mesa 10nm FPGA with 112Gbps SerDes, something that may not seem like a big deal. If you have any doubts that they are real you can take a look at the eye below, it is much cleaner than any eyes on the 112Gbps SerDes that the author has designed. (Note: Any eye would be better than ours since we have not ever designed one, this was meant as levity) There was also a demo showing that data could be sent and received across these transceivers, it wasn’t just pretty oscilloscope data.
Eye to eye to eye
So why is this important? For two reasons, the process and what wasn’t shown. The process is obviously 10nm which SemiAccurate has heard is a bit persnickety with anything even vaguely analog like, oh say, a SerDes. That said we are not trying to question this device, just pointing out what was the case. More importantly Intel did not show off 56Gbps SerDes even though they have them and are shipping them on Intel/Altera 14nm FPGAs. Here’s where things get a little funny as in the ‘ha ha’ sense, not the ‘political promises’ sense.
Note: The following is for professional and student level subscribers.
Disclosures: Charlie Demerjian and Stone Arch Networking Services, Inc. have no consulting relationships, investment relationships, or hold any investment positions with any of the companies mentioned in this report.
Latest posts by Charlie Demerjian (see all)
- Where do Intel and TSMC go from here? - Aug 11, 2020
- Intel should not launch Ice Lake-SP - Aug 3, 2020
- How fast is Intel’s Ice Lake-SP CPU? - Jul 30, 2020
- What is Intel making at TSMC? - Jul 28, 2020
- Intel’s 7nm meltdown takes it’s first high level head - Jul 27, 2020